

MS-7676

UATX Ver:0C

CPU:

INTEL - Sandy Bridge LGA 1155

System Chipset:

INTEL - Cougar Point PCH

OnBoard Chipset:

Clock Gen:IDT 4106

HD Audio Codec:RTL892

LAN:RTL 8111E 10/100/1000

SIO:FIN71889AD

Flash ROM: 64 Mb SPI (PCH)* 2

Main Memory:

DDRIII (1066/1333MHz) * 4 (Dual Channel)

Expansion Slots:

PCI Express (X16) Slot * 1

PCI Express (X4) Slot * 1

PCI Express (X1) Slot * 2

PWM:

Controller:VRD12 UPI6234 (6+2-Phase)Dr.MOS

CPU+GPU

Controller:uP6113 Dr.MOS

CPU VTT CPU SA

Controller:uP6103A

DDR PCH

ACPI:

UPI

Other:

SATA3.0 x2 + SATA2.0 x4 (PCH)

SATA3.0X1 + e-SATA X1(MARVELL)

USB2.0 RearX4 Front x8(PCH)

USB3.0 RearX2 (NEC uPD720200)

1394 Controller - VT6315N-CE

D-SUB *1

DVI-D PORT*1

HDMI *1

TPM Header *1

COM Header *1

on BOARD BUZZER


Title	Page
Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG	3
CPU-Memory	4
CPU-Power	5
CPU-GND	6
DDR III DIMM 1 / DIMM 2	7
DDR III DIMM 3 / DIMM 4	8
CLK GEN4106	9
CP-PCI/E/DMI/USB/CLK	10
CP-SATA/HOST/FAN/GPIO/VGA	11
CP-SMB/LPC/AUDIO/RTC	12
CP-POWER	13
CP-GND/NVRAM	14
CP Strap	15
PCIE x16 /x1 /x1HDA CO-LAY	16
PCIEx4 Slots	17
SIO-Fintek F71889AD(EUP)	18
MARVELL SATA 6G	19
NEC USB3.0	20
NEC USB3.0 POWER & CONNECT	21
1394 Controller - VT6315N-CE	22
LAN - RTL8111E	23
ALC892_COLAY_ALC887VD	24
DVI transfer	25
HDMI	26
VGA	27
SATA / FAN Control	28
USB Charger	29
USB Connector	30
ACPI Controller UPI	31
Power Saving circuit	32
DDR Power - uP6103 1-Phase	33
PCH Power - uP6103 1-Phase	34
CPU_VTT - uP6113- 1-Phase	35
CPU_SA - uP6113 1-Phase	36
VRD12 - UPI6234 6+2-Phase	37
UP6234 6-Phase CPU(Dr.Mos)	38
UP6234 2-Phase GPU(Dr.Mos)	39
ATX F_Panel/EMI/TPM	40
PHASE Dropping & PSI & LED	41
XDP / Manual Parts	42

















MICRO-STAR INT'L CO.,LTD

MS-7676

Size Custom	Document Description Cover Sheet	Rev 0C
Date: Monday, July 19, 2010	Sheet 1 of 47	





PEG CONFIG TABLE			
SEL2	SEL1	SEL0	PCIE CONFIG
1	1	1	1 X 16
1	1	0	2 X 8

CPU_RESET#

12,18,42 PLTRST#

12,18,42 PLTRST#

12,18,42 PLTRST#

12,18,42 PLTRST#

12,18,42 PLTRST#


12,18,42 PLTRST#

MICRO-STAR INT'L CO.,LTD


MS-7676

Size: Custom Document Description: CPU-CLK/Control/MISC/PEG Rev: 0C



Date: Monday, July 19, 2010 Sheet 3 of 47





DDRIII DIMM_A1



DDRIII DIMM_B0




DDRIII DIMM_B1







MICRO-STAR INT'L CO.,LTD

MS-7676



Size Custom	Document Description DDR III DIMM 3 / DIMM 4	Re C
Date: Monday, July 19, 2010		Sheet 8 of 47





PCH Straps

BOOT DEVICE	GNT1	SATA1GP/GPIO19
LPC	0	0
PCI	1	0
SPI	1	1




INTVRMEN
0: DISABLE INTERNAL VRM
1: ENABLE INTERNAL VRM *

When these voltageregulators are enabled, the integrated GbE only operates at 10/100 Mbps during S3-S5.




DSWVRMEN
0 : Disable Internal Deep Sleep 1.05 V regulators.
1 : Enable Internal Deep Sleep 1.05 V regulators.

This signal enables the internal Deep Sleep 1.05 V regulators. Must beconnected even when not supporting DSW.




HDA_SDO
Disable ME in Manufacturing Mode when pull LOW ????


HDA_SDO has internal pull down.
Default should be connected to SDIN of codec, no pull up/down.
To Disable ME need to have a jumper to pull high




DMI AC/DC MODE
0 : AC
1 : DC *




Topblock swap override when pull-low
Signal has a weak internal pull-up



GPIO8
0 : Integrated Clocking Enable (FCIM)*
1 : Buffer Through Mode Enable (BTM)




GPIO28
0 : OD PLL VR disabled
1 : OD PLL VR enabled *
Signal has a weak internal pull-up



INT3_3V#
0 : ??????????????
1 : ?????????????? *


1: INIT3_3V to asserted for 16 PCI clock to reset the processor by some evens occur.
0: Can not to reset the processor.




HDA_SYNC
OD PLL VR SUPPLY SEL
0: 1.8V SUPPLY *
1: 1.5V SUPPLY



GPIO15
0 : TLS CIPHER SUITE WITH NO CONFIDENTIALITY *
1 : TLS CIPHER SUITE WITH CONFIDENTIALITY



DMI/FDI TERMINATION VOLTAGE
DC COUPLED: TX/RX TO VCC ISF SAMPLED HIGH
DC COUPLED: TX/RX TO VSS IF SAMPLED LOW *?
AC COUPLED: TX SET TO VCC/2, RX SET TO VSS REGARDLESS OF THIS STRAP



SPKR
0 : EN TCO REBOOT *
1 : DIS TCO REBOOT






MICRO-STAR INT'L CO.,LTD		
MS-7676		
Size Custom	Document Description CP-Strap	Rev 0C
Date: Monday, July 19, 2010	Sheet 15	of 47

PCI_Express X16 slot

Trace width > 200 mils


PCI EXPRESS x1-PORT

PCI EXPRESS x1-PORT





AZ_SDIN0 series resistor is on audio card



AUDIO_CARD_GPIO
HI:LED OFF
LOW:LED ON





PCI Express X4 Slot (Share with PCI_E x1 Slots)










1394 CONTROLLER





EE PROM



Rear 1394 port



Front 1394 pin header



MICRO-STAR INT'L CO.,LTD

MS-7676


Size Custom	Document Description 1394 Controller - VT6315N-CE	Rev 0C
Date: Monday, July 19, 2010		Sheet 22 of 47

RTL8111E Giga LAN


RTL8105E 10/100M LAN



ENSWREG:
1: Enable switching regulator
0: Disable switching regulator





CHOKES (>0.6A) AVL:
L04-22A7470-T04
L04-47A7340-T04
L04-47A7330-T04
L04-47A7320-T04



Pin49: 9 via from top layer to GND layer
and make the via at the center of IC.

3.3v Power on rise time : 1-100ms.




8105E POWER Consumption


	3.3V	mW
10 M Idle/TxRx	14/75	46/248
100 M Idle/TxRx	43/66	142/218
S0 ALDPS	3.2	11

8111E POWER Consumption


	3.3V	mW
10 M Idle/TxRx	12/66	40/218
100 M Idle/TxRx	31/44	102/145
Giga Idle/TxRx	135/163	452/538
ALDPS	4	13




close to Connector



close to Connector







only support LED0+LED1/LED1+LED3 dual color LED combinations when using EEPROM



Giga-Lan	10/100-Lan
N58-22F0731	N58-22F0771
Link Yellow	Link Yellow
Active Blinking 1000	Active Blinking 1000
100 Green	100 Green
10 None	10 None
19	19
20	20
21	21
22	22








MICRO-STAR INT'L CO.,LTD		
MS-7676		
Size Custom	Document Description LAN - RTL8111E	Rev 0C
Date: Monday, July 19, 2010	Sheet 23 of 47	


[illegible][illegible][illegible][illegible]

D-Sub


Level shift




SATA 6G PORT 0,1




SATA 3G PORT 2,3




SATA 3G PORT 4,5




CPU FAN-COUNTROL CIRCUIT




SYSTEM FAN1-COUNTROL CIRCUIT




SYSTEM FAN2-COUNTROL CIRCUIT




SYSTEM FAN3-12V



5VDUAL_USB



USB POWER FOR PORT 0 for Battery Charging



SIO GPIO40 Pin7 (VBAT for New F71889AD)

USB_CHARGE: (OD)

0: Don't support USB charge and resume.
1: Support USB charge and resume.

1st boot , H/W default support USB charge.

SIO GPIO25 (I_VSB3V)

CHARGE_SEL: (PUSH PULL)

0: Support i charge but don't support usb link and resume.
1: Don't support i charge but support usb link and resume.





1st boot , H/W default support i charge.

SIO GPIO50 (I_VSB3V)

BC_SEL: (PUSH PULL)
0: Support DCP device(don't support usb link and resume)
1: Support CDP (Support usb link and resume)


1st boot , H/W default support DCP.

USB POWER FOR PORT 1 for I charge




SIO GPIO pin 15
Default low
LOW= support I charge
1st boot H/W default support i charge

PI3USB102 has internal EDS diode.




CHARGE SELECT JUMPER	
1 - 2	By Bios
2 - 3	NORMAL

LED on when
battery charging



D+ pull High 2.75 V ,
D- pull High 2.05V .
皆可對 i-Pad / i-Phone / i-Pod進行充電。



CHARGE SELECT JUMPER	
1 - 2	By Bios
2 - 3	I Charge




MICRO-STAR INT'L CO.,LTD

MS-7676


Size	Document Description	Rev
Custom	USB Charger	0C
Date: Monday, July 19, 2010	Sheet 29 of 47	

Front USB Connector


USB POWER REAL PORT 2,3




USB POWER FOR PORT 4,5




USB POWER FOR PORT 6,7




FRONT USB PORT 2,3



FRONT USB PORT 4,5




FRONT USB PORT 6,7




Rear USB Connector

USB POWER FOR PORT 6,7




USB POWER FOR PORT 8,9






USB_MODE for USB voltage
H:Follow 5VSB
L:Always off

REAR USB PORT 8,9 (With PS2)



REAR USB PORT 10,11 (With 1394)




MICRO-STAR INT'L CO.,LTD


MS-7676

Size	Document Description	Rev
Custom	USB Connector	0C
Date: Monday, July 19, 2010	Sheet 30 of 47	


5VDIMM FOR DDR




VCC1_8REF




WATCH DOG




3VSB_WAKE




Patch COOLERMASTER 700W POWER Sequence




USB MODE





5VSB Power Switch




Deep Mode WOL LAN Power CTRL Circuit



LAN/PCIE/PCI Wake Up CTRL Circuit



RTCRST patch circuit for
clr-CMOS PCH will wake up issue



MICRO-STAR INT'L CO.,LTD

MS-7676

Size Custom	Document Description Power Saving circuit	Rev 0C
Date: Monday, July 19, 2010		Sheet 32 of 47

DDR Power:1.5V


DDR3_1.5V 4.5A+15A+1A=20.5A

4.5A FOR CPU

15A FOR 4DIMM



1A FOR DDR VTT

SIO 出來是 0.9VREF



DDR VTT Power

To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .




MICRO-STAR INT'L CO.,LTD

MS-7676


Size	Document Description	Rev
Custom	DDR Power - uP6103 1-Phase	0C
Date:	Monday, July 19, 2010	Sheet 33 of 47

PCH Power:1.05V
PCH Core 6.2A+1.8A=8A
6.2A FOR PCH
1.8A FOR ME CORE





SIO 出來是 0.9VREF

FOR SIO REF




UPI VOLTAGE CONSOLE



uP6262

Slave Address=20
RH=10K, RL=NC



Tripple=1.80A
5.08*1=5.08A>1.80A




8A

CPU_VTT:1.05/1.00

CPU VTT 8.5A





8.5A FOR CPU

SIO 出來是 0.9VREF



CPU_SA:0.925/0.85

SA Core = 8.8A




MICRO-STAR INT'L CO.,LTD




MS-7676

Size Custom	Document Description CPU_SA - uP6113 1-Phase	Rev 0C
Date: Monday, July 19, 2010	Sheet 36 of 47	

The schematic diagram illustrates the CPU_VTT circuit. It features a network of resistors (R3, R4, R74, R81, R39, R40), capacitors (C5), and a MOSFET (Q10). The circuit is connected to various power rails: CPU_VTT, 3VSB, VCC3, and VRM_PG. A signal line '34..36 SLP_S3_CTRL#' is connected to the gate of Q10. The MOSFET Q10 is an NN-CMKT3904. The circuit is part of a CRB (Circuit Reference Board) and is associated with the part number X_2N7002.




$$I_{ripple} = 1.92(v_{tt}) + 1.88(s_a)$$
$$5.08 \times 2 = 10.16A > 3.8A$$




Size Custom	Document Description VRD12 - UPI6234 6+2-Phase	Rev 0C
Date: Monday, July 19, 2010	Sheet 37 of 47	


ATX POWER CONNECTOR




FRONT PANNEL




LED (for Fintek 71889)




POWER ON BUTTON




RESET BUTTON





電壓測點



TPM/JLPC



DPS Turbo Button




MICRO-STAR INT'L CO.,LTD

MS-7676



Size	Document Description	Rev
Custom	ATX PWR-Connector & Front Panel & EMI	0C
Date: Monday, July 19, 2010	Sheet 40 of 47	

all on board LED switch




Reserve debug port 5020

PCH XDP





PCH XDP PWRGD/RESET


CPU Heat-pipe




CPU_VTT R118 51/4
PLACE NEAR XDP CONNECTOR




Simulation



Optical Fiducial Marks-120



Mounting Holes



PK0-076760A-E48 競華, 27, 寶安恩斯邁廠 (MSIS)
PK0-076760A-G37, 精成, 27, 寶安恩斯邁廠 (MSIS)

MICRO-STAR INT'L CO.,LTD			
MS-7676			
Size	Document Description	Rev	
Custom	XDP / Manual Parts	0C	
Date: Monday, July 19, 2010	Sheet	42	of 47